ECET 100 Summary: Week 5

The inverter output is the complement of the input.

The AND gate output is HIGH only when all the inputs are High.

The OR gate output is HIGH when any of the inputs is HIGH.

The NAND gate output is LOW only when all the inputs are HIGH.

The NAND can be viewed as a negative-OR whose output is HIGH when any input is LOW

The NOR gate output is LOW when any of the inputs is HIGH.

The NOR can be viewed as a negative-AND whose output is HIGH only when all the inputs are LOW.

The exclusive-OR gate output is HIGH when the inputs are not the same.

The exclusive-NOR gate output is LOW when the inputs are not the same.

An array of AND gates consisting of a matrix of programmable interconnections.

A logic gate that produces a HIGH output only when all the inputs are HIGH.

The mathematics of logic circuits.

The inverse or opposite of a number. LOW is the complement of HIGH, and 0 is the complement of 1.

To activate or put into an operational mode; an input on a logic circuit that enables its operation.

A logic gate that produces a HIGH output only when its two inputs are at opposite levels.

A logic gate that produces a LOW only whebn the two inputs are at opposite levels.

The number of equivalent gate inputs of the same family series that a logic gate can drive.

A logic circuit that inverts or complements its input.

A logic gate that produces a LOW output only when all the inputs are HIGH.

A logic gate in which the ouput is LOW when one or more of the inputs are HIGH.

A logic gate that produces a HIGH output when one or more inputs are HIGH.

The time interval between the occurrence of an input transition and the occurrence of the corresponding output transition in a logic circuit.

A diagram of waveforms showing the proper timing relationship of all the waveforms.

A table showing the inputs and corresponding output(s) of a logic circuit.

A measure of fan-out. One gate input represents one unit load to the output of a gate within the same IC family